JPH058442B2 - - Google Patents
Info
- Publication number
- JPH058442B2 JPH058442B2 JP62117253A JP11725387A JPH058442B2 JP H058442 B2 JPH058442 B2 JP H058442B2 JP 62117253 A JP62117253 A JP 62117253A JP 11725387 A JP11725387 A JP 11725387A JP H058442 B2 JPH058442 B2 JP H058442B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- test
- output
- input
- fault
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318577—AC testing, e.g. current testing, burn-in
- G01R31/31858—Delay testing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/912,289 US4800564A (en) | 1986-09-29 | 1986-09-29 | High performance clock system error detection and fault isolation |
US912289 | 1986-09-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6386009A JPS6386009A (ja) | 1988-04-16 |
JPH058442B2 true JPH058442B2 (en]) | 1993-02-02 |
Family
ID=25431665
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62117253A Granted JPS6386009A (ja) | 1986-09-29 | 1987-05-15 | クロック障害検出回路 |
Country Status (4)
Country | Link |
---|---|
US (1) | US4800564A (en]) |
EP (1) | EP0262330B1 (en]) |
JP (1) | JPS6386009A (en]) |
DE (1) | DE3789651T2 (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6428210U (en]) * | 1987-08-10 | 1989-02-20 |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4920540A (en) * | 1987-02-25 | 1990-04-24 | Stratus Computer, Inc. | Fault-tolerant digital timing apparatus and method |
US5020024A (en) * | 1987-01-16 | 1991-05-28 | Stratus Computer, Inc. | Method and apparatus for detecting selected absence of digital logic synchronism |
US5081629A (en) * | 1989-05-08 | 1992-01-14 | Unisys Corporation | Fault isolation for multiphase clock signals supplied to dual modules which are checked by comparison using residue code generators |
US4972414A (en) * | 1989-11-13 | 1990-11-20 | International Business Machines Corporation | Method and apparatus for detecting oscillator stuck faults in a level sensitive scan design (LSSD) system |
JPH05307619A (ja) * | 1991-05-16 | 1993-11-19 | Nec Corp | マイクロプロセッサのac特性測定方法 |
US5313476A (en) * | 1991-06-28 | 1994-05-17 | International Business Machines Corporation | Clock security ring |
WO1993006544A1 (en) * | 1991-09-23 | 1993-04-01 | Digital Equipment Corporation | Method and apparatus for clock skew reduction through absolute delay regulation |
JPH05298134A (ja) | 1991-12-16 | 1993-11-12 | Internatl Business Mach Corp <Ibm> | コンピュータシステムにおける処理誤りの処理機構及び方法 |
GB2268366B (en) * | 1992-06-30 | 1996-08-07 | Ericsson Ge Mobile Communicat | Control channel timing detection and self correction for digitally trunked simulcast radio communication system |
US5805645A (en) * | 1992-06-30 | 1998-09-08 | Ericsson Inc. | Control channel synchronization between DBC and Cellular networks |
TW255052B (en]) * | 1992-11-03 | 1995-08-21 | Thomson Consumer Electronics | |
KR950005940B1 (ko) * | 1992-12-29 | 1995-06-07 | 재단법인한국전자통신연구소 | 클럭 감시 회로 |
US5495598A (en) * | 1993-12-23 | 1996-02-27 | Unisys Corporation | Stuck fault detection for branch instruction condition signals |
EP0667533A3 (en) * | 1994-02-14 | 1996-06-12 | Hewlett Packard Co | Signal loss detector. |
US5471488A (en) * | 1994-04-05 | 1995-11-28 | International Business Machines Corporation | Clock fault detection circuit |
US5642069A (en) * | 1994-04-26 | 1997-06-24 | Unisys Corporation | Clock signal loss detection and recovery apparatus in multiple clock signal system |
US6430242B1 (en) | 1998-06-15 | 2002-08-06 | International Business Machines Corporation | Initialization system for recovering bits and group of bits from a communications channel |
US6088830A (en) * | 1998-07-28 | 2000-07-11 | Evsx, Inc. | Method and apparatus for logic circuit speed detection |
US6272647B1 (en) * | 1998-11-20 | 2001-08-07 | Honeywell Inc. | Fault tolerant clock voter with recovery |
US6611217B2 (en) | 1999-06-11 | 2003-08-26 | International Business Machines Corporation | Initialization system for recovering bits and group of bits from a communications channel |
US6453431B1 (en) | 1999-07-01 | 2002-09-17 | International Business Machines Corporation | System technique for detecting soft errors in statically coupled CMOS logic |
JP2001021624A (ja) * | 1999-07-07 | 2001-01-26 | Fujitsu Ltd | テストデータ生成システム及び方法並びにテストデータ生成プログラムを記録した記録媒体 |
US6795515B1 (en) | 2000-04-11 | 2004-09-21 | International Business Machines Corporation | Method and apparatus for locating sampling points in a synchronous data stream |
US6718474B1 (en) | 2000-09-21 | 2004-04-06 | Stratus Technologies Bermuda Ltd. | Methods and apparatus for clock management based on environmental conditions |
US6671644B2 (en) * | 2001-08-15 | 2003-12-30 | International Business Machines Corporation | Using clock gating or signal gating to partition a device for fault isolation and diagnostic data collection |
US6614263B2 (en) * | 2002-02-05 | 2003-09-02 | Logicvision, Inc. | Method and circuitry for controlling clocks of embedded blocks during logic bist test mode |
JP5124904B2 (ja) * | 2005-03-14 | 2013-01-23 | 日本電気株式会社 | 半導体試験方法及び半導体装置 |
JP4862680B2 (ja) * | 2007-02-15 | 2012-01-25 | 富士通株式会社 | クロック信号分配回路、情報処理装置及びクロック信号分配方法 |
US10353837B2 (en) | 2013-09-09 | 2019-07-16 | Qualcomm Incorporated | Method and apparatus to enable multiple masters to operate in a single master bus architecture |
US9996488B2 (en) | 2013-09-09 | 2018-06-12 | Qualcomm Incorporated | I3C high data rate (HDR) always-on image sensor 8-bit operation indicator and buffer over threshold indicator |
US9690725B2 (en) | 2014-01-14 | 2017-06-27 | Qualcomm Incorporated | Camera control interface extension with in-band interrupt |
KR20160070171A (ko) * | 2013-10-09 | 2016-06-17 | 퀄컴 인코포레이티드 | CCIe 프로토콜을 통한 에러 검출 능력 |
US9684624B2 (en) | 2014-01-14 | 2017-06-20 | Qualcomm Incorporated | Receive clock calibration for a serial bus |
US10215804B2 (en) * | 2016-07-27 | 2019-02-26 | International Business Machines Corporation | Semiconductor power and performance optimization |
FR3084488B1 (fr) | 2018-07-24 | 2020-08-14 | Stmicroelectronics (Grenoble 2) Sas | Dispositif de detection d'une faute dans un circuit de propagation d'un signal d'horloge, et procede correspondant |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3056108A (en) * | 1959-06-30 | 1962-09-25 | Internat Bushiness Machines Co | Error check circuit |
IN146507B (en]) * | 1975-09-29 | 1979-06-23 | Ericsson Telefon Ab L M | |
US4063078A (en) * | 1976-06-30 | 1977-12-13 | International Business Machines Corporation | Clock generation network for level sensitive logic system |
US4144448A (en) * | 1977-11-29 | 1979-03-13 | International Business Machines Corporation | Asynchronous validity checking system and method for monitoring clock signals on separate electrical conductors |
US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
US4392226A (en) * | 1981-09-28 | 1983-07-05 | Ncr Corporation | Multiple source clock encoded communications error detection circuit |
US4542509A (en) * | 1983-10-31 | 1985-09-17 | International Business Machines Corporation | Fault testing a clock distribution network |
JPS6227814A (ja) * | 1985-07-29 | 1987-02-05 | Nec Corp | 故障検出回路 |
US4686677A (en) * | 1985-08-02 | 1987-08-11 | Unisys Corporation | Apparatus and method for detecting time-related faults |
US4683570A (en) * | 1985-09-03 | 1987-07-28 | General Electric Company | Self-checking digital fault detector for modular redundant real time clock |
-
1986
- 1986-09-29 US US06/912,289 patent/US4800564A/en not_active Expired - Fee Related
-
1987
- 1987-05-15 JP JP62117253A patent/JPS6386009A/ja active Granted
- 1987-07-28 DE DE3789651T patent/DE3789651T2/de not_active Expired - Fee Related
- 1987-07-28 EP EP87110912A patent/EP0262330B1/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6428210U (en]) * | 1987-08-10 | 1989-02-20 |
Also Published As
Publication number | Publication date |
---|---|
EP0262330A2 (en) | 1988-04-06 |
EP0262330B1 (en) | 1994-04-20 |
JPS6386009A (ja) | 1988-04-16 |
US4800564A (en) | 1989-01-24 |
DE3789651T2 (de) | 1994-11-17 |
EP0262330A3 (en) | 1989-11-29 |
DE3789651D1 (de) | 1994-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH058442B2 (en]) | ||
EP0006328B2 (en) | System using integrated circuit chips with provision for error detection | |
KR100845359B1 (ko) | 고성능 직렬 버스 테스팅 장치 | |
US5537655A (en) | Synchronized fault tolerant reset | |
US4843608A (en) | Cross-coupled checking circuit | |
JPH0544690B2 (en]) | ||
JPH0548494B2 (en]) | ||
US4727548A (en) | On-line, limited mode, built-in fault detection/isolation system for state machines and combinational logic | |
KR100727975B1 (ko) | 시스템 온 칩의 고장 진단 장치 및 방법과 고장 진단이가능한 시스템 온 칩 | |
US5081629A (en) | Fault isolation for multiphase clock signals supplied to dual modules which are checked by comparison using residue code generators | |
JPS63216138A (ja) | Ac及びdcエラー・オンライン・テスト回路 | |
JPH03172779A (ja) | 発振器の縮退故障を特定する方法及び装置 | |
JPH0440113A (ja) | フリップフロップ回路及び半導体集積回路 | |
Hiari et al. | Towards single-chip diversity TMR for automotive applications | |
US5077739A (en) | Method for isolating failures of clear signals in instruction processors | |
JP2740492B2 (ja) | Lsi間非同期データ転送回路 | |
SU1173415A1 (ru) | Устройство дл статистического контрол логических блоков | |
SU1552184A1 (ru) | Устройство дл контрол цифровых узлов | |
SU1522209A2 (ru) | Система дл контрол сложных релейных распределителей | |
JPH0325229Y2 (en]) | ||
SU962958A1 (ru) | Устройство дл обнаружени сбоев синхронизируемой цифровой системы | |
JPS63281539A (ja) | 誤りデ−タ発生回路 | |
SU1262430A1 (ru) | Устройство дл испытани электронных логических схем | |
JPH04207242A (ja) | データ伝送装置 | |
JPH0541643A (ja) | クロツク障害検出方式 |